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Abstrac t 
In the past years special chips for external test have been suc-
cessfully used for random pattern testing. In this paper a tech-
nique is pmsen!ed to combine the advantages of such a low cost 
test with the advantages ofpseudo-exhaustive testing, which are 
an enhanced fault coverage and a simplified test panero gener-
ation. 
To achieve this goal twO taSks an: solved. Firstly, an algorithm 
is developed for pseudo-tlxhaustive test pallern generation, 
which ensures a feasible test length. Secondly, a chip design for 
applyina: these teSI patterns to a device under leSI is presented. 
The chip i, pmgnmmed by the output of Ihe presented algo-
rithm and COIltrols the entire leSl. The technique is firsl applied 
to devices wi th a scan palh and then extended to sequential cir-
cuits. A large number of benchmark circuitli have been investi-
gated, and the resultli an: pn:sented. 
Keywords: pseudo-exhaustive test, built-off test, external low 
cost teSl 
l. Intro duction 
Using built-in self-test (BIST) techniques. a high speed tes t can 
be performed wi thout an expensive automatic teSt equipment, 
and the test equipment on chip can be used for Ihe fault diag-
nosis o f the syslem. Significant hardware savings are obtained, 
if the se lf-test cin:uitry is panly implemented externally on a 
specia l chip, which perlonns teSt control, test pallern generation 
and evaluation. The basic SlruClure of such a chip is shown in 
figure I. 
Such an external tes t chip for gellerating random patterns was 
proposed in {3. 8, e.g.J. Higher fault coverages and shoner test 
times are possible using weighted random patterns; pcrtinelll 
eXlernal test syslems were presenled in [20, 221. Pnictical expe-
rience has shown Ihal they allow fasler testing than a conven-
tiOllal method. If they are mounted on boanI togelher with the 
cin:uit to be tested. they can also be used for fault diagnosis Izter 
, •. 
scan path 
primary OUtputS 
Figure 1: Special chip for a low cost external test 
(CUT denotes cin:ui t under !eSt). 
III this paper, a chip (or generating pseudo-ellhaustive teSI 
patterns is presented The pseudo-exhaustive lest of combina-
tiollal circuits has been proposed to enhance faull coverage alld 
10 simplify teSI pattern generation I 13, 14]. For each OUtpu t 0 of 
a combinational cin:uit C the cooe C(o) is the minimal subciR:uit 
containing all predecessors of o. A pseudo-exhaustive lest set 
for C is a set of leSI patterns which illcludes an exhaustive test 
set for each cone C(o). Within the cones atl combinationally 
faulty functions are detected. A pseudo-exhaustive lest Set is 
significantly smaller than an exhaustive leSI se t, if the cones an: 
suffICiently small. To guarantee this propcny, design algorithms 
are available [e.g. II, IS, 17]. The pseudo-exhaustive test of a 
sequential circuit can be oblairled via a pseudo-cxhaustive ttlSI of 
an equivalent combinatiOllal circuil [24] . 
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In order w combine the advantages of extcrnal low-cosr res ring 
and pseudo-exhaustive testing, two tasks have been solved: 
1) An algorirllm has been developed to generate pseudo-
exhaustive test sets and to encode them into a compact rcp~ 
senlation. 
2) A chip lias been designed and fabricated, whicll can be pro-
grammed with the information obtained in step I) and gener-
ates the COITCsponding pseudo-exhaustive test set 
lhe algorithm of step I ) detcnnines groups of concs that can be 
exhaustivcly tested in parallcl. A pseudo-cxhaustivc test is pro-
vided by the succcssive test of these teSt groups. As two arbi-
trary cones can always be simulTaneously tested, we obtain 
m·2 w • t as an upper bound for thc sitt of thc tCSt SCI. Hcre m 
denotes the number of outputs of the CiICUil and w the maxinwm 
number of inputs of the cones. For most conventional pseudo-
exhaustive BIST approaches, only smallest upper bounds bigger 
than rn ·2w can be derived [IOJ. 
For eacll group the test patterns are generated by a swilcll-matrix 
whicll is fed by a w-bil counter. llIe infonnation generated in 
step 1) is used to control the switcll-matrix. It is stored in an 
embedded RAM (see fig. 2). The results generated by the new 
algorithm of step 1) can also be used for the multiplexer or 
=nfigurable counter design proposed in 119], but by using tile 
programmable cllip of figure 2 we get a more flexible solution. 
, ........................................................ . 
RAM w·bit counter 
primary inputS 
of the CUT 
Figure 2: Basic structure of the external teSt chip. 
In section 2 we will stan whll a formal definition of a pseudo· 
exllaustive teSt sct. Then the notion of simultaneously testable 
cones wiU be made more precise in section 3. As the problem to 
find a minimal number of tcst groups will tum out 10 be np-
complete, a fast Ileuristic will be developed. Subsequently in 
section 4 we will describe the design of the proposed test chip in 
more detail. In section 5 we will show, 1I0w this approach can 
be extended to the pseudo-exllauSlive test of $CQuential circuits. 
Finally we will present some experimelllal results. II will be 
demonstrated thaI, togcther with the appropriate segmentation 
lools, our appmacll yields an effective pseudo-exllaustive tcst 
for' all well-mown ISCAS-bcncllmar:k: circuits [6J. 
2. Basic definitions and fa cts 
In tile following we only cons!dcr ciICuits with a complete scan 
path. The extension to sequential circuits is discussed in 
section 5. 
For tile purpose of pseudo-exhaustive pattern generation it is 
sufficient to know for cach output the set of inpUIS it depends 
on. In [14] this information is represented by a matrix. tile so-
called dependence matrix. Wc describe the inpul-output rclatiO/l-
ship by a cover of the set of inputs. 
Definilion I: Lei C be II tombinational tin:uil with a 11(;11 of 
inpulS and a set 0 of outPUts. For cach 0 e 0 let 1(0) denote tile 
set of inputs of tbe cone C(o). The sets 1(0) fonn a covcr 
:J ;a (l(onGEO of I , i.e. V 1(0) - I. :J is called the charac· 
~O 
leriSlic covtr of C. 
For the example circuit of figure 3 the characteristic cover is:J .. 
({1,2,3j, {2,3,4), (l,4,5), {1,4,6)). 
, , , 
• 
• 
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FigUTt 3: Example circuil. 
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A characteristic cover.1 describes the class of circuits having the 
same. input·output relationsllips. All circuils oflhb class can be 
tested by the same pseudo-cxhaustive test. 1bcrefore in the fol-
lowing we define pseudo-exllaustive tests for characteristic 
covers:J :- (i(o»GEO' It is convenient to consider test SCtS for 
.9 as subsets Tc IF~. Here 1F2denotes thc Galois·field of order 
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2. and for • finite set M we define the vector space 
rP:1:= «X)iEM IV iEM XiEIF2J. For M : .. (I .... ,m} c: IN 
we wriIC ~ ins.teadof~. 
A pseudo-exhaustive test set T c: IF~ for 3 must include an 
exhaustive \eSt SCt for each sct 1(0). So (or each 0 E 0 we have 
to consider thosecomponents of elements in T corresponding 10 
1(0). 
Denn it ion 2: Let I be a finite set and 1 c: 1. The mapping 
prJ: &1'" 111. prJ(x)j :- Xj for j E 1. is called the projection 
from IFz OIItO~. 
With definition 2 a sel T c: IF~ includes an exhaustive lest SCI 
(Of 1(0). if the projection prl(o) : T ... JF(~) is surjective. Thus 
we can define a pseutJo.c,;hBustive \eSI sel (or 3 as follow,: 
Defini llon 3: LeI S := ( l (o»)OEO be a characleristic cover. A 
sel T" IF~ is called a pselJdo.<xhauslive \est set fer.1, if for all 
o E 0 the projections 1"1(0) : T ... tP~) are surjective. 
We can immediately construct. pseudo-txhauSlive teSI set 
T" n1 foc S, if we define for each 0 E 0 an injective map-
. -Mol ""I b 
puig ~(O) : 1r2 ........ 2 Y 
ifiE Ho) 
,'" 
and sel T : .. :xb~(O)(~~» ' Obviously the projections prl(o): T 
... JP<~) &Ie surjective by construction of T. This construction 
can be implemented a.s a successive test of the sets 1(0). e.g. 
using reconfigurable counters (19]. The siu ofT is estimated by 
2wS; m S ]{)I·2'" for w:" 'li~1I(0)1. 
To reduce the length of a pseudo-cxhaustive test. several tech-
niql)CS of "paltern compaction" have been developed [e.g. I. 12. 
14]. The problem of finding a pseudo-exhaustive test set of 
minimal $1= is np-complete (18]. 
The starting point of the presented approach is Ihe idea of 
"partitioning depeIldence matrices" suggested in [14]. Therefore 
we briefly sKetch the underlying concepts: The sell of inputs is 
partitioned into subseu. which can share the same signal during 
the tell For the CK8mpie circuit of figure 3 this is illusa-a!ed. by 
figure 4. 
Inputs 2 and 6 of the example circuil Miare the same teSI signal, 
and a pseudo-exhaustive test set T is produced by a 5-bit 
COURier. In the following this is made men ptttise. 
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Figure4: Circuit inpuu sharing the same test signal. 
Defi nition 4: Let 3 :_ (1(0»",,0 be a chlnlctcristic cover. A 
sel 1 c: 1 is compafible wiO. 3, if for all ij E J. i .. j, there is 
no set 1(0) which contains both i andj . 
If we ha.ve a partition l' ; .. (Zph~Sr of I into r pairwise dis· 
joint setS compatible with the chlnlcteristic cover 3, the corre· 
spondence between test signals and inputs is described by a 
mapping cp: I ... 11, .... rl. such thallcp{l(o»l = 11(0)1 holds for all 
o E O. Conversely we have the following lemma. 
Lemma t: Let 3 ;= (I(o)OEO be a characteristic cover. If 
there is a mapping cp : I ... 11 .... ,r), such lhat Icp(l(o»)I • 11(0)1 
for all 0 E O. then there exists a paJ1ition ~ :_ (Zp)ISpSr of I 
into r sets compatible with the characteristic cover . 
Proof: The desired panition into r sets is defined by 
Zp:" iiI< Ilcp(i) : pJ, ISpSr. 
For lest pattern generation il is sufficient to consider the reduced 
eho.racleriSlie cover 3, :'" (cp(l(o)))Qf:O instead of 3. 
T heorem I: Lei 3 := (I(O»OEO be 8 characteristic cover, and 
leI cp : I .... {l .... .r) be a mapping with Icp(l(o»1 : 11(0)1 for all 
o E O. If T c: IF2 is a pseudo-exhaustive test sel for the 
reduced characteristic cover 3," (cp(l(o»)O(O and if e : IF2 ... 
F~ is defined by e(x)i : .. x.ci)' then em c: n1 is a pseudo-
exhaustive test sel for 3. 
P roor: By construction. 
For the example circuil of figure 3 the mapping cp : r 1 .... ,6} .... 
{J, ... ,5}, defined by cp(i): .. i for i,. 1, ... ,5 and cp(6):= 3, 
satisfies lhe condition of lemma I aM provides a partition of I 
into 5 seu compatible with the characteristic cover. The reduced 
characteristic cover is 3,:= ({ 1.2,31. {2,3.4}. 1],4,51. 
11,4.2). A pseudo-exhaustive teSt set for 3, can be generated 
by a j-bit counter. A pseudo-e~haulrive test llet for 3 1C<:0rding 
to theorem I is obtained. if the counter-stages are conneclCd to 
the inpulS l as shown in figure 4. However, the mapping, does 
not provide the smallest possible r. It can be shown that I parti-
\kin. intO 4 sets compatible with :I ex.blS. 100. 
The COIISlrUClion of theorem I even provides I pseudo-
exhaU5rive test set foc a llIJltf class of circllits. 
Definition S; Le t S ;_ (I(O»OEO be a characteristic cover, 
and let 3. be the reduced ch&nlcteristic cover acconl.ing to ~; 1 
.... ( I , ...• rl. Then EXP(ll .) :_ (ACI I IAI .. I,(A)I A 
3 B E 3. A c ,.I(B)) is ClUed the expanded characteristic 
cover. 
" can be shown that :I c EXPOl.>. but in gencnal we hive 
:I .. EXp{S.) (23]. By construction the set emc IJ1derivcd. 
in the<nm I is 1150. pseudo-c~hausrive te${ set for EXP(3,,>. 
In order to minimi:te the telt lenath, the number r of necessary 
teSt signals must be minimized.. TI!e co~sponding decisK:ln 
pmblemcan be Stated as f01low.: 
Problem CP (Compatible Panitioning): 
Let 8: .. (1(0»0(0 be I characteristic cover. rE IN. Is there a 
mapping, ; I .... (I •.. ,rl. such that 1,(1(0»1 .. 11 (0)1 holds 
for all OE O? 
Hirose Ind Singh have shown that this is an np-complete prob-
lem 112]. Their proof is a mil.lCtion Or tlle gnpb<oloong prob-
lem [9]. For the solution of CP they suggested an exact algo-
rithm as _II as a fast heuristic. AI"IOlhet heuristic was proposed 
in 12]. 
J. An a lgorithm for pstudo-txhaustive test 
gtneralion 
If the set of inputs I can be partitioned into r subscts compatible 
with the characteristic cover :l ;_ (i(o» (I«()o only a simple r-bit 
counter is requin:d 10 gencnte • pseudo-e~hausrive test set for 
3. Unfortunately. if il is not possible to Ir.eep r below a certain 
limit (e.g. r S 20), thil technique is no longer feasible. because 
the leSt time i~ase! exponentially with r. This problem can be 
overcome. if the cover :l is di vided into groups. such that each 
group can be tested by a w-bit counter (w ~ ::~J1(o)l). 
The algorithm to be presented in Ihe sequel identifies groups of 
input sct!. such that the siu of the ovenll tell SCt, which is 
obtained by a successive test of the croups. is Ir.ept small. FiTst 
_ Slate eucUy, when a group of input $Ct! can be tested by a 
w-bit oounter: 
Definition IS: Let :I :- (1(0»0010 be I chlBCteriSl ic cover, 
Ind. let pc O. w" IN. The syStem of input sets 
:l p :_ ( l(o»of. P is w-testable. if Ihere is a mlpping 
Kp : I ... {I •.•.• w} , such that IKp(l(o»1 _11(0)1 for aU 0 E P . 
For 3p we write Ip :_ U3p . Considering the characteristic 
cover of the circuit shown in figllre 3, P :_ 11,2) provides a 
3· lestable group of input sets 3p ,lI' The function 1fp: (1 •.. .• 6) 
.... Ii .2.3] can be defined by 
Kp(j):_{: _ 3 
forl S iS3 
fo r4 S i S6 
If :l p is w-lestable. then by theorem I ~ obtain a pseudo-
extalUStive test se t T for 3p as the image of lfi under the injec-
tive mapping ep ; IF';'''' WI. ep(~i) :- X.p(l). Ifi can be gen-
Cfllted by a w·bil counte r. and T o. ep(iF'i'> is applied to 3p if 
the counterou tpUlS and !he circuit inputs Ip are connected cone-
sponding to "lip. In figure j this i. demonstnliod for the outputs 
P o. {1 .2] of the example circuit offigure 3: 
J.Bi, 
Coo",,, 
T~, 
Signals 
• 2 
J 
4 
Prinwy '--____ ...J Prinwy 
Inputs I OotpUlS 0 
2 3 4 5 6 
, , , , "} , , 0 , , 0 , 0 , , o , , 0 0 , o 0 T 0 , , 0 , , 0 , 0 0 , 0 
0 0 , 0 o , 
0 0 0 0 o 0 
FiglUe5: Tesl generation for a group of input sets. 
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Ltmma 1: Let:l :_ (i{0»)0(0 be. chancltristic cover. Jrld let 
w E IN. Funhc:nnorc: let the: SCI 0( OUtpull be parrltioned into g 
subseu: PI ..... P' such that 3py is w-testable for aU y'"' 1 •... ,1. 
With x.,dcnoring the: tom:sponding mapping I .... 11 .. .. ,w) . an 
injective IJl,lpping ty: u:;; .... 1'1 is defined by e.,(~)i :-~i) 
for eac:h y - I •... ,I. 
Then T ;_ U e,(IFl> c D1 is. pse\ldl).exhaustive test sct 
I ST-I'& 
for :I. 
proor: By construction. 
Hen!» a pseudo-exhaustive lell can be generated by a w-bil 
counICr if for each group of w-tclwle inputscu: the connections 
between the counICr outpuu: and the inpuu: I are adapted c0rre-
sponding to the: mapping Ity A SClf-tcll configuration based on 
this fact was presented in (19]. The new teSI generation algo-
rithm 10 be presented can be used for an effiCient design of Ihis 
structure. The size of the genenled lest SCt is g·2w . Hence we 
have to m1uc:e the numba g of ... -testable JI"OUps 0( cootS, and 
soI...-e the followingdccision problem: 
Problem Mep (Multiple Compatible Partitions): 
LeI :I :'" (1(0))0(0 be • characteristic cover. Funhermore let 
... <!: ~a611(0)1 and g E IN. Can 0 be panitioned into g subsets 
p ••. .. • p •• such thaI .9 Py is ... -Iestable for all y _ 1 •. . . ,g1 
For g - 1 this problem specializes to problem CP trealed in 
section 2. As • COlIsequence we have 
Theorem 2: Problem MCP is np-complele. 
Becausc of the compleJOily of problem MCP ... e refrain from JrI 
eJOll:t SOlutiOf1. Instead of that ... e suggest a fasl heuristic, ... hich 
ilentivel), oonstruCu: groups of ... -tesUible COnts. It is based on 
the following theorem: 
Theorem 3: Let :I :- (I(0)}0II0 be a c hancleristic cover, 
... E IN. Let p c: 0 be I subset of outputs, such that :l p is 
... -testable , and le t p·E 0\ P ... ith !I(p.)I S; ... . If there eJOists an 
O·E P, such tbnt I(pt) n Ip c 1(0·). then :lPvIp" } is w-Ieslable, 
<00. 
Proo r : i...et II: : I .... (I .... .... ) be a mlpping. s uc h that 
1x(1(0»)I - n(o)1 for each 0 E P. We construCt a mapping Ii: : I 
... {I .. ... w} as follows: 
i) For i E Ip we sct i ( i) :_ x Ci). 
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b) Let i E I(p·). For i E I(pt) n Jp tbe mapping i u 
already defined and since ICpt ) n Ip C 1(0 - ) . we have 
IICpt) \ Ipi _ IJCp·)I - UCpt) n Ipi . IICp·)I.Ii(I(pt ) n Ip)1 
S; ... - fi(l(p·) (\ Ip)l . 
Thus ... e cln e1tlend i to a mapping i : Ipu [pO J .... 
{I .. ...... ) ... ith ii(l(p· »l '" lI(p·)I . 
qed. 
Theorem 3 provides. simple criterion 10 decide whether a $Itt 
1(P- ) can be added to I w-testable group or input SCIS wilhout 
disuubing ... -tenability. For instan!». le I P :_ 13,4) in Ihe 
eumple circuit and set pt :_ {21 . We have: Ip: _ {1.4,S,6) 
and J(p.) :_ (2.3.4). Since Ip n I(pt) _ (4) C 1(3), and 
since :1 [3.-4, is 3· tcltable, :1 [2.3.-41 u 3·testable, too. The algo-
rithm of figure 6 uses the: crirerion or theorem 3 to detennine a 
w'leSUble system 3p or input seu:. 
pl"1)Ctdure w_ testable,...group (:I .... . :lp) 
P :- 0: 
cnoose p .... ith 1I(p·)1 _ ~I(o)l; 
P :_ (p.,: 0 :_ 0 \ {p~}: 
wbile p·E 0 edm with ICpt) n IpC: 1(0·) 
for o t E P and 1I(p·)I S; ... do 
cnoose such. pt with mininulll(p· ) U IpI: 
p :_ p u {p.}; 0 :.0\ [P-': 
end; 
Figure6: Procedure 10 determine a ... -testable :Jp c: :I . 
The input dill requited are the chancu:riltic cover :I and the 
value for ... 2: ~1(o}l. ln each step we choose p. such that 
1I(p·) n 'pi is min imal . Thus we try to maximize the remaining 
degrees of freedom in succeeding slepS of the algorithm. The 
algorithm of figure 7 uses this procedure 10 divide the character-
istic cover into ... -tesl.lblc groups. 
procedure ... _ testable-Broups ( :I,"',g,W) 
w :_ maJOII(o)!: 
g :- 0; !P :_ 0; 
while :l "0 do 
g: .. g+l; 
... _ICSlable_gmIIp(:I, ... . :lP.): 
!P:_!P U (P, ); 
:1;_ 3 \3p.: 
end; 
Figun 7: Algorithm 10 identify groups of ... -testable input 
se ts. 
Input of tile procedure is tile characteristic cover 3. The value of 
w is adjusted to the smallest possible value. The procedure 
returns the required number g of groups. and a lisl S' containing 
the corresponding subsets P.,.c O. 
Applied to Ihe e~ample circuit of figure 3 Ihe above algorithm 
proceeds as follows. The variable w is sel to :811(0)1 '" 3. For 
g=l firs t p·_ 1 is chosen. As 1(1) n 1(2) c 1( 1) and 
U(l)u 1(2)1 is smal1er than 11(I)u 1(3)1 and 11(I)u 1(4)1. in 
the next Step p . .. 2 is chosen. Since 1(3) n 1{I.2) -
1(4) n i(I.2) " (1.4) <z: 1( 1) and (1,4) <z: 1(2) Ihe first 
group of 3·testable input sets cannOt be enlarged. For g .. 2 the 
sets 1(3) and 1(4) are conected in a group and the algorithm 
SlOpS. The result is a panit ion into 2 w·ltstable groups of input 
sets 09 (12) and 3\3 .• ,. 
The number g determined by this procedure always satisfies the 
inequality g:S; r~l. because of a corollary of theorem 3: For 
two' arbitrary OUtputs p.q E 0 the sys tem of input setS 3(p.qJ is 
w· teslable, if max{lI(p)I,II(q)I) S; w. The procedure requires an 
effon of 0(1013). 
Additionally, the comple;o;ity of Ihe data to be handled CM be 
reduced using lheorem I. To determine a pani tion 1" of I into 
sets compatible with the characleristic cover 3 := (1 (0))0(0 the 
heuristic proposed in [12) is used and refcrred to as "procedure 
heuristic_CP(3.3,,)". Figure g shows the corn:sponding algo-
rithm 10 identify groups 0{ w·tcstable illput sets. 
proctdurt w_lestable..1roups_2 (S,w,g.S') 
w :_ mull(o)l: 
g :_0; S':- 0; 
while S ... 0 do 
g :- g+l; 
heurislic_CP( S .S~; 
ir IV S.I:S; w then 
S' :_ S' u (OJ; 3 :- 0 ; 
e1st 
w _te$lable..group(39'3p,); 
S' :_ S' u (P,); 3 :- 3 \ EXP(:I,,); 0:=0 \ Pi; 
end; 
FiguuS: Algorithm making use of Iheorem I. 
Applied to Ihc example circuil of figure 3. for g. 1 the algo-
rithm flf'S! determines a reduced charactcristic covcr S" of S. If 
the cover 3, derived in sectio!l2 is obtained as a result, the pr0-
cedure w_tcstable_group is callcd wilh 3.:_ ({1,2.31, 
(2.3.41. (1.4 • .5). (1,4.2)). In thc first Step p·_1 is choscll. 
In the second step eitller 2 01" 4 can be chosen for pO, because 
11(1) u 1(4)1 .. 11(1) u 1(2)1 .: 11(1) u 1(3)1. If pO,. 2 is cho-
sen. Ifl .• ,'" {I ,2.3.4) and the w'leslablc group can be 
cnlarged by 1(3). But it is not possible to add 1(2) In this group. 
For g _ 2 thc only remaining sel is 1(2). The result of tile 
algorithm arc the twO w·testable groups :1 11.3 •• ) and :1(2). 
To providc all the infonnation which is needed to gcncratc a 
pseudo-exhaustivc tCSt set for a characteristic covcr 3. thc buic 
algorithms of figures 6 and 7 must be Cll.ltlldcd.. For each Py the 
oorn:spondillg mappings Jty musl be detcrmined. In the procc· 
dure w_IC$tablc-&roup of figure 6, "11:.,. is initialiud wilh 
"ll:ln :- I for aU i E I, alld in each step of the ilerative con· 
struction of :lpylhe following procedure is called immediately 
afltr the choice of a suitablc p.: 
pro<:~dur~ updatc_Xy (P,p· ,"II:y) 
'·:_ I(pO) \ Ip; k:", 11 ·1; 
choose an enumeration (il •...• ikl - I·; 
Wo:_ (I, ...• w) \ It(l(p·)" Ip); t ; .. tW"I; 
choose an enumeflltion (h .... jd .. W· ; 
for K :_ I to k do 
Itr(lll) :- jll; 
end; 
Figuu 9: Procedure which updates the mapping 1ty 
If the algorilhm of figure 8 is used, the required informaliOl1 i$ 
described by Xy' ;_ It.,.' <po 
With thcse data. D pseudQ-cll.haustive ICst set can be constructed 
according 10 lemma 2. A possible representatioll of thc data 
required for ItSt gcneration is a mauix TG _ (,.) with entrics 
I.yi : .. Itll) (It.,.,( i) respectively). TG il called the rtsr gefl~" 
Olio" matrix of the characteristic cover S. 
This way pseudo-e~haustive lesl sets were derived fOl" a largc 
number of exam pic circuils. in panicular for all the ISCAS· 
benchmark circuits. In all the cases. only a small number g of 
groups and moderate ItSt lengths were required. lbc: results arc 
discussed in section 6. 
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4. DH!cn or the "tem al t~t Chip 
'Ibe ~uimi information fOl" _ CC~tion can be rt:ptCscnted 
in the compacc form of a rest gcnellltion matrix TO. TIle infor-
mation can be stored in an embedded RAM and this wly can be 
u$Cd to contrOl the teS! gt:neration done by a w·bil counter. Tn 
!be foUowin, 'Ale describe the desip in more detail. The basic 
coroponcnts arc a RAM, aregUter 10 ltore the number I of ... • 
teStable croups of input selJ &nd!be number of primary inputs 
and scan clements, a ... ·bil counter, a switch maalx con tmllcd 
by a decoder, a shifl rt:gistcr and a test contrOl unit. We omit 10 
describe the process of teSI evaluation, which is carried OUI by a 
signalure analysis rt:gistcr SA IllI *n in figure 10. 
, 
, 
~"'" RAM .. 
! 
H ,> 
l. i It 
I ' I" ! 
SR 
'~SA :. . .... . . . . . 
pnnwyio,... 
CUT 
~",. 
... 
Figun 10: External pse~xhaultive IeSI by the developed 
chip. 
As explained above, the RAM contains the test generation matrix 
TG _ (I.,;). Each row corresponds 10 a w-testable group of 
input sets. The teSI control unil is. rmile state machine reaJizin&: 
the followln&: test schedule: For lhe teSI of each group of 
w-teStable sets, the .".-bita;IUnter C)'(:les Ihrough all possible 2''' 
SllteS. FOI" e.:h Slate of the COWlICf the prinwy inpUlJ and the 
scan palh c1elTlCnIS of the CUT mUSt be supplied with the corI -
!Cnu; of the correspondinl counter stalel. For an input i the 
clement t.,; - 4 i) is chosen by the decoder, and the conlCnts 
cl the "Ji-th stage dthe counter are shifted inlo the sllift-n:gister 
SR. Stanin, with the scan palh clements this is done succes-
sively fOl" all inputs. The serial OU!pllt of the shi(I·n:pster SR is 
~ 10 the IClD data input (SDI) dthc a.rr lid the stages 
cl SR arc connected 10 the primary inputs of the CUT. 
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The teSt paucm is applied 10 the arr . ... hen aU billl ha.ve been 
shifted inlo the Kill path. SR then contains the pat!Cm to be 
applied 10 the prinwy inputs. 
The counter-overflow is used 10 indiCl te thlt the test of a group 
of input sets is finished. The ICSt is comp\cte4 when aU the & 
... ·lICstable IfOUPS hi ve been ~atcd.. Ficwe I I summarizes the 
teSt schedule in a SDon algorithmic dcscriplioo. 'The set I of 
inPUlli of the CUT is n:prdcd IS the union PI ... PPI of primary 
il'lpulli (PI) and pseudo-primary inpvtl (PPI) toITespondin&: 10 
the scan path elcmenl$. 
(o r y:_ l t Ol d o 
for c :_ 0 10 2w_l d o 
fo r iE PPI d o 
~"d . 
shift the conlCnts of the ~i}th counlCt '''-&e into SR; 
(o r iE Pl d o 
shift the conllCnts ofthc 41}th oounter stage into SR; 
whil~ the selll path is not yet complellCly loaded do 
shifl SR; 
activate the s)'S1Cn'I clock of the Cl1l; 
switcb 10 the tie)!;.! state d the coulllCr, 
FjglV~ 11 ,' Test schedule for thc exlCmal pscudo-ahlustive lest-
The procedure of figure I I yields an ovenU \CSt time which is 
dircetly proportional [0 tU ·g·lw . 
A further Speed-lip is possible. if the scan path elemcnu; and the 
primary inpulll of the CUT arc treated simulW'lCOUSly. bUI this 
reqtlires 10 di vide the test gencra.tion maaill inw IWO scparate 
matrices fOl" prinwy i npulll and scan clements. The test control 
unit becomes mon: complicated. becl Use the loading of the scan 
path and of I shift rt:pster fot the primary inputs hIS 10 be syn-
Chronized. The chip lI1:a occupied by Ihe lest contrOl un it 
increaxs and the RAM must be made smaller. BecallSC oC this 
uadc-off we decided 10 realize the basic structure shown in 
fi(lln: 10. 
For the corICTete implemcn\l.tiOll w _ 16 and I 2041 x I-bit 
RAM have been cMscn, suc h that all cilcuilll with lD S; 511 I nd 
up to 8 w-testable CToups of input sets Cln be dealt with. In 
order 10 make our approach feasible fOl" IarJcr cin;uits the RAM 
can be SIIpplemel'ltc<l by an extcrnll RAM and the shift·n:&;ister 
SR can be connected to an ClItcmai shifl ·n:pstcr. 'The ICStin&: 
time can be reduced by slightly modifyinl the test schedule. For 
each group of input seu belonling 10 a subse t Pl' C 0 of 
OIJlputS, the value VI., _ malt 11(0)1 S 'II is determined. If 
~', w., < 'II holds, it is sufficient 10 cycle through the fmil 2'111 
, .. tell of the counter in order {O teSI the group 1'. 
The chip has been deligned using the VENUS CAD-sys\Cm for 
standMd cell design (5). 
In Ihe ncltl $Cc tion we de5Cribe how our approach can be 
extended to provide. pscudo-ex.haustive !Cst for 5eqw::ntial 
circuits. 
S. Extension 10 sequenlilll ci rcuits 
In [24]lhe concept of a pseuoo-e:dlaustive {tSI for sequential 
cill:uits with an acyclic dataflow was developed. For the tesl of 
scquenllal circuits, panern sequences have to be applied. A 
psc:udo-exhauslive SCt of pauem sequences for synchronous 
circuits without feedback loops is derived from a pseudo-
exhaustive teSi SCI for 111 equivalent combinational circuit. the 
so-called combinational ItJIfUCntalion. The maximal number of 
nip-nops on • path from the primary inputs 10 the primary OUt-
puts within the acydic circuil C i$ denoted by T. Since C is 
acyc lic. each stale is n:.chable in at most r+1 Steps. and it is 
sufficient to apply pauem sequeocu of length r+1 in order 10 
deteCt a combinltional flult. To construcl the combinational rep-
resenlation of C. ROlli's approacll of time frames is modified. 
suclltllat for eacll time: Step only I part of the circuit is copied 
Thus an equivalent combinational eireuit witll a set I c: I . 
{O •...• rJ of inputs and cllaracterbtic cover] ; .. (f{o»ooO is 
obtained. 
Definition 7: Let e be a sequential circui t with inputs I and 
outputs O. and let r oenole tile maximal number of flip-flops on 
a palll from tile primary inputs to tile primary OUlputS. 
Funhel'1TlOte. let 3 ;_ (f{o)}()(o be the characteristic cover of 
the combinational representation. A set T c: ~(ll._ .. rJ is cilled 
I set of pseudo·exhaustive panern sequences for C, if 
T :_ pl'jO) c: u:~ is I pseudo-exhaustive teSt set for 3. 
To Ipply a pattem sequence bE »1"fO_ .rl to C. at each lime: 
step 1, 0 S t S T, tile panem ~ :- prL<III(b) has to be applied 
In order 10 eompute a pseudo-uhauslive set o f pattern 
sequCl'ICe1 for a circuit e. fiT$t the characteristic cover] is 
determined.. llIen the algorithm presented in seclion 3 is used 10 
determine I pseudo-exhaultivc teSl set T fOf' ] and the corre' 
sponding tell gcnentioll matrix TO. With the function 
-, ~'IO' { )((0.1) 
. ' '''' ... 11'':" ~_.r e(.'-,· • ... · .... 22 • " • .t . 0 
if (i.t)£i 
else 
I sel T :_ cen of pseudo-cxhaustive pattem 5Cquenccs accord· 
ing 10 defutition 1 it obtained. 
During teSI el\eCution the clemenlSofT must be tntnsfonncd inlo 
sequences, i.e. each bET must be divided inlo Ihe panems 
prt.10I(b) .. ... prl.(rl(b) to be applied succcssively. Since TO is 
computed by the methods devcloped in section 3, the pscudo-
e)(haunivc tCSt sel T for C can be generated by Ihc hardware 
described in section 4. 
To construci T and 10 divide tile elements of T into panem 
sequeoces, il is necessary to store how the columns of TO cor· 
respond to inputs of e al different time steps. Furthermore, the 
chip control unil hl$ 10 distinguish between primary inputs ofe 
and $Can elementl at each time 5ICp. The5e straightforward 
elttensions are also implemented inlO theehip n:poned. 'The lest 
schedule for this operation mode is sketched in figure 12. 
for y:_ l log d o 
fo r e :_O I0 2w · 1 do 
fo r t :_ O lordo 
e nd . 
for all scan elements i do 
if ( i.l) E I thcn 
shi ft tile contents of tile 4 i,t}-th counter stage 
intoSR 
e lse 
shift 0 (or tile contents of an arbitrary counter 
stage) into SR; 
for all primary inpuls i do 
If (i,t) E I t he n 
shift the contents of the It.r<i.t).!h counter stage 
intoSR 
e lse 
shift 0 (01" the COlltents of an arbitrnry countcr 
stage) into SR; 
while Ihe scan palh is not yet completely loaded do 
shift SR; 
activate the S)'stemcloek of the orr; 
switch 10 the lleltt Slate of the counter. 
Figure 12: Test·schedule for tequential citeuits. 
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To investigalC the efficiency of the a1gorilbm p~sented in sec-
tion 3, the ISeAS c-bencbmark circuits were $Cgmented I I I ). 
'The cones of the modified circuits have at 1DO$I16 inputs. Table 
1 shows the circuit charxteristics. 'The fant eoIumn contains tbe 
name of the circuit. In the second and third columns the number 
of inpu ts and outputs of the modified circuits are listed. The$C 
numben include additional inputs and outputs fe.- segmentation 
pwposel, wbicb are realized by so-called segmentation cells. 
The$C cells are pan of a scan path. The number of ltQuired seg· 
mentation cells is Iililed in the fourth column. 
ci=Dt , inputs , outputs , segmentation 
~U. 
c432. 16 63 34 27 
c499.16 49 40 8 
c880.16 " 42 I' e1355.16 49 40 8 
cl908.16 " 41 22 c2670.16 266 113 33 
c354O.16 140 112 90 
c5315.16 240 18' . 2 
1:628!.16 130 130 98 
c75n.16 324 '" 111 
T~ I : Clw"acterislict of the modified benchmark circuits 
(w .. 16) . 
FItSI we compuled the upper bound rlOl l ·2w for the numbc:r of 
2 
test patterns and compaf'Cd it 10 the lower bounds for the 
pseudo-exhaustive test generation algori thms suggcsted in (71-
The bounds were computed witboul redl.lCing the characteristic 
cover in a preprocess in! phase. The results ~ shown in 
table 2. 
prtsenled "'"' approach: codes PI: circuit uppcrbound lower bound 
e432.16 1.11 .106 1.07.109 
c499.16 1.31·,06 1.07 .109 
c880. 16 1.38·106 1.07.109 
c 1355.16 1.31.106 1.07.109 
cl908. 16 U7·106 1.07 .109 
c2670. 16 5.70·106 1.07 .109 
c3540. 16 3.67·106 1.07. 109 
cS315.16 6.09. 106 1.07-109 
c6288. 16 4.26.106 1.07.109 
t7552. 16 7.41 ·106 1.07.109 
Talk 2: Comparison of ~r bounds for the number of tC51 
pallems. 
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For all circuits the upper bound (or the p~sented approach is 
better than the lower bound for Ihe technique usinl cyclic: codes 
l u,ae"ed in [7J. For lhe method combinin, linu r feedback 
Shirl register and shifl registers (l.FSRJSR) described in (4\ only 
the aivial lower bound 2w is known, which also holds fe.- the 
presented approacb. 1lIcrefore 110 real comparison was possible 
and we a lso compuled tbe smallcst upper bounds for the tech-
niques suggested In (4] and (7). Table 3 u.o~ the l"C$ults. In 
column 2 the bounds computed ror the presented tC5t generation 
algori thm ~ lined again. Column 3 contains the bounds 
according 10 14] and column 4 contains the upper bound derived 
in 17]. 
"'~"" LFSR/SR """ tircuil """,h 14\: codes /71: 
c432.16 1.11 . 106 5.37. 108 4. 13.10 12 
c499.16 1.31· 106 2.68,108 4.13.1012 
c880. 16 1.38·106 5.37·101 6.64. lOll 
c 1355. 16 1.31·106 2.68·10' 4.13.10
12 
c l 908. 16 1.S7·106 5.37.108 4 .13-1012 
c2670.16 5.70·106 8.59·10' 5.67.1015 
c3S40. 16 3.67·106 2.15.109 7.14. 10
14 
cS3 15.16 6.09·106 8.59.109 7.14.10
14 
c6288.16 4.26·106 2 .15.109 7 .14.10
14 
c7552.16 7.4 1.106 8.59. 109 5.67.10]5 
TobI~ J: Comparison o f smallest upper bounds for the 
number of teSt patterns. 
Then we applied tbe algorithm of figure 6 to the modified 
benchmark circuits. 1lIe results are lisled in table 4. 
number of resulting number R:sulting number 
cin:uit tCSt groops oftestpat ltms of lC5t pallerns 
(presented approiLCb) {(7J) 
c432.16 4 2.6J.JOS 3.6 1 .10
11 
c499.16 4 2.63-1OS 1.47 .lOt I 
c880.16 4 2.63·105 n. a. 
c1355. 16 4 2.63.105 1.47.10
11 
cl90I.16 , U8· loS 3.61 .1011 
c2670.16 4 2.63·105 n .l. 
c354O. 16 I. 6.55·105 n.a. 
c53 15. 16 9 5.90·105 n.a. 
c6288. 16 • 3.93· 105 n.D. 
c7,52. 16 , 3.28. IOS n.a. 
TDble 4: Results obtained by the algorithm of figure 6 and by 
lbe method of f7J. 
Since suitable lools weTC nOl available, not all of the numbers 
for the Olher mentioned test generation techniques could be 
computed. Only for the smaller examples we could determine 
the smallest possible dimension of an appropriate cyclic code 
using the code-table in (161. 
The resulting teSt times for all c-benchmark circuits using the 
presented test chip with a 15 MHz clock are listed in table 5. 
leSt time leSt time 
circuit [=1 circuit [=1 
c432.16 1.1 2 c2670.16 4.67 
c499.16 0.87 c3540.16 6. 16 
c880.16 1.35 c5315.16 9.48 
c1355. 16 0.87 c6288.16 3.43 
cJ908.l6 L22 c7552.16 2.86 
Table 5: Test time using the presented e~temal teSI chip. 
7. Conclusion 
An algorithm and a circuil have been presented fOl" extemaltest-
ing by pseudo·exhaustive panem!. The algorithm divides the 
cones of the device under test into subsets. which are simultane-
ous]y testable. For each group of cones. a minimal pseudo-
exhaustive test set can be generated. The union of these test selS 
leads 10 a global pseudG-Cxhaustivc tCSt SCI, the size ofwhich is 
distinctly smaller than the test lengths derived by the procedures 
presented earlier. 
The cireuil described can be programmed by the OUtput of the 
algorithm and generates the corresponding pseudo-e~haustive 
teSt set. It is able to controllhe entire teSt applicalion for a device 
under teSI if a (partial) scan path is incorporated. Hence the 
advantages of external testing known for weighted random 
p3uerns are combined wilh the benefils of a pseudo-exhaustive 
teSt. for inslance a higher and guaranteed fault coverage. 
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